Загрузка данных
static int sysconfig_bitstream_burst_write(struct sysconfig_priv *priv,
const char *buf, size_t count)
{
int ret = priv->bitstream_burst_write(priv, buf, count);
if (ret)
sysconfig_burst_write_complete(priv);
return ret;
}
static int sysconfig_isc_disable(struct sysconfig_priv *priv)
{
const u8 isc_disable[] = SYSCONFIG_ISC_DISABLE;
printk("%s(%d) cmd=0x%X 0x%X 0x%X 0x%X \n",__FUNCTION__,__LINE__,isc_disable[0],isc_disable[1],isc_disable[2],isc_disable[3]);
return sysconfig_cmd_write(priv, isc_disable, sizeof(isc_disable));
}
static void sysconfig_cleanup(struct sysconfig_priv *priv)
{
sysconfig_isc_erase(priv);
sysconfig_refresh(priv);
}
static int sysconfig_isc_finish(struct sysconfig_priv *priv)
{
struct gpio_desc *done_gpio = priv->done;
u64 status;
int ret;
printk("%s(%d) done_gpio=%p\n",__FUNCTION__,__LINE__,done_gpio);
if (done_gpio) {
ret = sysconfig_isc_disable(priv);
printk("%s(%d) ret=%d \n",__FUNCTION__,__LINE__,ret);
if (ret)
return ret;
return sysconfig_poll_gpio(done_gpio, true);
}
ret = sysconfig_poll_status(priv, &status);
printk("%s(%d) ret=%d status=0x%llX\n",__FUNCTION__,__LINE__,ret,status);
if (ret)
return ret;
if ((status & SYSCONFIG_STATUS_DONE) &&
!(status & SYSCONFIG_STATUS_BUSY) &&
!(status & SYSCONFIG_STATUS_ERR))
return sysconfig_isc_disable(priv);
return -EFAULT;
}
static enum fpga_mgr_states sysconfig_ops_state(struct fpga_manager *mgr)
{
struct sysconfig_priv *priv = mgr->priv;
struct gpio_desc *done = priv->done;
u64 status;
int ret;
if (done && (gpiod_get_value(done) > 0))
return FPGA_MGR_STATE_OPERATING;
ret = sysconfig_read_status(priv, &status);
if (!ret && (status & SYSCONFIG_STATUS_DONE))
return FPGA_MGR_STATE_OPERATING;
return FPGA_MGR_STATE_UNKNOWN;
}
static int sysconfig_ops_write_init(struct fpga_manager *mgr,
struct fpga_image_info *info,
const char *buf, size_t count)
{
struct sysconfig_priv *priv = mgr->priv;
struct device *dev = &mgr->dev;
int ret;
printk("%s(%d)\n",__FUNCTION__,__LINE__);
if (info->flags & FPGA_MGR_PARTIAL_RECONFIG) {
dev_err(dev, "Partial reconfiguration is not supported\n");
return -EOPNOTSUPP;
}
/* Enter program mode */
ret = sysconfig_refresh(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
if (ret) {
dev_err(dev, "Failed to go to program mode\n");
return ret;
}
#ifndef MY_CODE
ret = sysconfig_activation_key(priv);
if (ret) {
dev_err(dev, "Failed set activation key\n");
return ret;
}
#if 0
ret =sysconfig_lsc_device_control(priv);
if (ret) {
dev_err(dev, "Failed set lsc device control\n");
return ret;
}
#endif
ret = sysconfig_read_idcode(priv);
#endif
/* Enter ISC mode */
ret = sysconfig_isc_init(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
if (ret) {
dev_err(dev, "Failed to go to ISC mode\n");
return ret;
}
//#ifdef MY_CODE
/* Initialize the Address Shift Register */
ret = sysconfig_lsc_init_addr(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
if (ret) {
dev_err(dev,
"Failed to initialize the Address Shift Register\n");
return ret;
}
//#endif
/* Prepare for bitstream burst write */
ret = sysconfig_burst_write_init(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
if (ret)
dev_err(dev, "Failed to prepare for bitstream burst write\n");
return ret;
}
static int sysconfig_ops_write(struct fpga_manager *mgr, const char *buf,
size_t count)
{
return sysconfig_bitstream_burst_write(mgr->priv, buf, count);
}
static int sysconfig_ops_write_complete(struct fpga_manager *mgr,
struct fpga_image_info *info)
{
struct sysconfig_priv *priv = mgr->priv;
struct device *dev = &mgr->dev;
int ret;
ret = sysconfig_burst_write_complete(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
if (!ret)
ret = sysconfig_poll_busy(priv);
if (ret) {
dev_err(dev, "Error while waiting bitstream write to finish\n");
goto fail;
}
ret = sysconfig_isc_finish(priv);
printk("%s(%d) ret=%d\n",__FUNCTION__,__LINE__,ret);
fail:
if (ret)
sysconfig_cleanup(priv);
return ret;
}
static const struct fpga_manager_ops sysconfig_fpga_mgr_ops = {
.state = sysconfig_ops_state,
.write_init = sysconfig_ops_write_init,
.write = sysconfig_ops_write,
.write_complete = sysconfig_ops_write_complete,
};
int sysconfig_probe(struct sysconfig_priv *priv)
{
struct gpio_desc *program, *init, *done;
struct device *dev = priv->dev;
struct fpga_manager *mgr;
if (!dev)
return -ENODEV;
if (!priv->command_transfer ||
!priv->bitstream_burst_write_init ||
!priv->bitstream_burst_write ||
!priv->bitstream_burst_write_complete) {
dev_err(dev, "Essential callback is missing\n");
return -EINVAL;
}
program = devm_gpiod_get_optional(dev, "program", GPIOD_OUT_LOW);
if (IS_ERR(program))
return dev_err_probe(dev, PTR_ERR(program),
"Failed to get PROGRAM GPIO\n");
init = devm_gpiod_get_optional(dev, "init", GPIOD_IN);
if (IS_ERR(init))
return dev_err_probe(dev, PTR_ERR(init),
"Failed to get INIT GPIO\n");
done = devm_gpiod_get_optional(dev, "done", GPIOD_IN);
if (IS_ERR(done))
return dev_err_probe(dev, PTR_ERR(done),
"Failed to get DONE GPIO\n");
priv->program = program;
priv->init = init;
priv->done = done;
mgr = devm_fpga_mgr_register(dev, "Lattice sysCONFIG FPGA Manager",
&sysconfig_fpga_mgr_ops, priv);
return PTR_ERR_OR_ZERO(mgr);
}
EXPORT_SYMBOL(sysconfig_probe);
MODULE_DESCRIPTION("Lattice sysCONFIG FPGA Manager Core");
MODULE_LICENSE("GPL");